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AT CERN (the European Center for Nuclear
Research in Geneva), a new generation of exper-
iments in high-energy physics on the Large
Hadron Collider1 accelerator use a calorimetric
readout system that detects collisions between
high-energy particles.2 To select and store a few
interesting events out of the 800 million generat-
ed every second, the system uses an array of sili-
con-on-silicon multichip modules (MCMs) for
multichannel data acquisition and signal pro-
cessing. This article presents the test structures
and strategies we adopted while designing this
MCM and, in particular, one of its ASICs, which
required online testing capabilities.
To reduce time to market and test costs, we
made reusability a chief design consideration.
In particular, we defined the test architectures
and strategies for both horizontal and vertical
reuse: The horizontally reusable strategies work
during different phases of the MCM life cycle,
such as at bare die, assembly, end of produc-
tion, in-field offline, and in-field online. The ver-
tically reusable test strategies work at different
levels of integration—at the die, MCM, and
board levels, and so on.
Following the example of researchers who test-
ed an MCM for space applications,3 we adopted
several solutions to obtain the best results in terms
of coverage, time, and area overhead. We maxi-
mized the flexibility and reusability of the same
test access mechanisms during different phases
of the test and production cycle. We accom-
plished this by carefully planning the test control
strategy from board to die level, using boundary
scan logic extensively, and adopting an FPGA-
based test processor. At-speed and online built-in
self-test (BIST) solutions increased system relia-
bility and serviceability during mission time.
System description
We developed the MCM for the Large
Hadron Collider in collaboration with Aurelia
Microelettronica, an Italian design center, with-
in the framework of the European Strategic
Programme for Research and Development
(Esprit) “Low-Cost Large Area Panel Processing
of MCM-D Substrates and Packages” project.
The foreseen substrate volume is about 35,000
square inches per year, beginning in 2000, with
a potential volume three times larger.
Figure 1 shows some of the detectors
employed in the Large Hadron Collider for the
Compact Muon Solenoid experiment (CMS).
DFT and BIST of a Multichip
Module for High-Energy
Physics Experiments
DFT and BIST
94
Engineers at Politecnico di Torino designed a
multichip module for high-energy physics
experiments conducted on the Large Hadron
Collider. An array of these MCMs handles
multichannel data acquisition and signal
processing. Testing the MCM from board to die
level required a combination of DFT strategies.
Alfredo Benso, Silvia Chiusano, and Paolo Prinetto
Politecnico di Torino
0740-7475/02/$17.00 © 2002 IEEE IEEE Design & Test of Computers
The collision chamber, or tracker, is wrapped
with different readout systems, which detect
the energy produced by collisions between par-
ticles. Thousands of detectors connected
through optical fibers to the readout system
measure the energy.
In the Electromagnetic Calorimeter (ECAL),
the readout system must then select and store,
for offline analysis, a few interesting events out
of the 800 million that the detectors generate
every second. To achieve a reduction rate of
107 to 108, the system uses several trigger sys-
tems, organized in a hierarchy of trigger levels
that analyze the read data with different preci-
sion and granularity to eliminate insignificant
readouts. During the trigger phase, the readout
system must temporarily store the detected data
while it awaits a trigger decision. If the data is
accepted, the system then transfers it to the
next step in the processing chain.
The entire processing chain of a complex
readout system consists of a hier-
archy of computational units. Each
top-level unit, called a supermod-
ule, contains about ten modules. A
module contains about a thou-
sand channels, organized into tow-
ers of 25 channels each. The
readout system implements a sin-
gle tower as a printed circuit board
containing four MCMs, each elab-
orating five data acquisition chan-
nels. Figure 2 shows a scheme for
this readout hierarchy.
Each MCM is the building block
of the data acquisition path’s first
hierarchical level. The input data to
each MCM is converted into a digi-
tal format and compressed at a rate
of 40 MHz. As Figure 3 (next page)
shows, in the data acquisition path’s
first step, nonlinear data enters a lin-
earizer built around an adder for off-
set correction and a multiplier for
gain adjustment. The linearized data
is then stored in a pipeline and con-
currently sent to the trigger path,
which analyzes it and classifies it as
either interesting or insignificant. In
the trigger path, data coming from
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Figure 1. Detectors in the Large Hadron Collider. The Compact
Muon Solenoid tracker comprises about 250 square meters of
silicon detectors—about the area of a 25-meter-long swimming
pool. For each second that CMS runs, the system must record a
volume of data equivalent to 10,000 Encyclopædia Britannicas.
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Figure 2. The readout system processing chain.
the five acquisition channels goes to an adder cir-
cuit and then to a dual finite-impulse-response
(FIR) filter—the level-1 chip in Figure 3—which
extracts the energy information and formats the
data according to the trigger system require-
ments. If the data qualifies as interesting, the
MCM generates a first-level trigger event. This
transfers the data stored in the pipeline to the
derandomizer event buffer and then to another
filter (the level-2 chip), containing three parallel
FIR filters and a nonlinear-order statistic opera-
tor. These functional blocks occupy four differ-
ent chips:
 the LPD chip (which includes the linearizer,
pipeline, and derandomizer blocks),
 the adder chip,
 the level-1 chip, and
 the level-2 chip.
Our MCM contains five LPD chips and one
level-2 chip. For flexibility and reusability, we
implemented the level-1 and adder chips out-
side the MCM.
Testing the MCM
The entire design of the MCM followed strict
DFT rules.4,5 Here, we present the test strategies
we adopted, from both the board- and MCM-
level perspectives.
As recommended in other research,6 we
organized the global in-field MCM test strategy
into the following phases:
 Identity check. Exploiting the boundary-scan
architecture, this test determines whether an
incorrect die or MCM has been mounted on
the substrate or on the board.
 Interconnect test. Using boundary-scan logic,
this test checks the interconnections
between the dies and the substrate and
among the MCMs within the host board.
 Functional and structural chip test. Using
proper test vectors generated by the BIST
logic, this phase tests each die and MCM
functionally, structurally, or both.
 Performance test. During the structural test,
specific solutions determine whether the fin-
ished module meets its performance
requirements.
To support all the phases of this planned test
strategy, we inserted the following test archi-
tectures into the design of the MCM’s chips:
 Boundary scan allows efficient interconnect
tests among the MCM’s chips. Along with the
standard IEEE 1149.1 functionalities, the imple-
mented test access port (TAP) controller pro-
vides full control of all the test architectures.
DFT and BIST
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Figure 3. MCM basic architecture. Each MCM contains five identical LPD chips, one for each data acquisition
channel.
 Memory BIST detects address faults, stuck-at
faults, transition faults, and linked idempo-
tent coupling faults (CFids)5 in the chip’s
memories.
 Circular BIST (CBIST) allows at-speed testing
of the random logic.
 Online data integrity checks provide early
detection of transient and permanent faults
using Hamming and residue codes.
Board-level test strategy
We planned the overall board-level test strat-
egy to minimize the number of test I/O pins and
to reduce both the assembly costs and the bond-
ing complexity. These goals led us to choose a
test access mechanism based on boundary scan.
At the MCM level, user-defined boundary-scan
instructions implemented in the MCMs’ TAP con-
troller enable activation and collection of the dif-
ferent tests’ results. At the board level, we
enhanced the functionalities of an on-board
FPGA to manage the board test by directly con-
trolling each MCM’s TAP, as Figure 4 shows.
The complete board-level test strategy con-
sists of the following phases:
 Identity check phase. The FPGA uses the ID-
code boundary-scan standard mode to
check the correct placement of the compo-
nents at both the board and MCM levels.
 MCM-level interconnect test. The FPGA con-
trols the execution of the boundary-scan-
based test of the interconnections among
the MCMs’ different chips.
 Board-level interconnect test. The FPGA
exploits the dual-boundary-scan architec-
ture7 implemented in the MCM to test the
interconnections among the different com-
ponents on the board.
 Die-level test. The FPGA uses the TAP port to
activate the BIST procedures of the different
chips of the five MCMs and, after the
required time, to collect the BIST results.
 MCM-level structural test. The FPGA activates
the circular BIST structures to run an at-
speed structural test of the MCMs.
 Online test. The FPGA continuously checks
the status of the online BIST architectures. If
it detects a failure, it enables the execution
of proper diagnostic procedures.
With four instances of the same MCM on
each board and five identical chips in each
MCM, the system is intrinsically redundant. We
exploited this redundancy to optimize the test
results collection phase, in which the FPGA can
compare the results of the tests without storing
reference signatures.
MCM-level test strategy
An advanced TAP controller handles acti-
vation and control of the MCMs’ different test
phases. In particular, the boundary-scan logic
inserted in the MCM implements the dual
boundary scan solution proposed by Jarawala.7
In normal mode, the boundary-scan chain con-
nects all the I/O pins of the chips within the
MCM, allowing an MCM-level interconnect test.
In special mode, the boundary-scan chain con-
nects only the chip I/O pins that are also I/O
pins for the MCM. In this way, during the board-
level interconnect test, the MCM operates as a
standard boundary-scan device. This solution
lets us use the boundary-scan logic for both
interconnect tests, thus reducing area overhead
and test complexity. Moreover, when we set the
TAP controller to special mode, an additional
set of user-defined boundary-scan instructions
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Figure 4. Basic tower architecture. Each board
integrates five identical MCMs, for a total of 25 input
data acquisition channels. The on-board FPGA is used
to control the data acquisition process of each MCM.
become available for controlling the test of the
MCM (see Table 1).
The special-mode boundary-scan instruc-
tions operate as follows:
 RUNBIST activates the memory BIST pro-
cedures and reads the test results from the
MCM’s BIST result register.
 DO_CBIST initializes the CBIST chain when
in the shift data register state (shift-DR), and
the CBIST test mode when in the run-
test/idle state. An efficient comparison of the
chips’ final CBIST signatures occurs auto-
matically in the shift-DR state at the end of
the test.
 DO_MUXSCAN tests the circuit in full-scan
mode when the TAP controller is in the run-
test/idle state.
 CHECK_CBIST reads the result of the sig-
nature-matching phase of the CBIST test.
It also resets the LPD circuit before nor-
mal operations resume, because the
CBIST test can leave the circuit in an
unknown state.
To add flexibility to the MCM’s test access
mechanism, all the functionalities implement-
ed by the user-defined boundary-scan instruc-
tions can also be controlled via a serial
interface already present in the MCM for con-
figuration purposes.
LPD test architecture
The LPD chip is one of the most important
units in the readout system’s first hierarchical
level; we implemented several test architec-
tures in this chip to perform functional, struc-
tural, and performance tests.
Functional chip test. From the perspective of
testability, memories are key components
because they play a crucial role in terms of
availability and serviceability. In an environ-
ment exposed to high radiation, they are also
very sensitive to transient faults such as single-
event upsets (SEUs), which can cause a bit flip
in one of the system’s memory elements.
Therefore, in the LPD chip, we implement-
ed two different, but complementary, BIST
approaches to cover both permanent and tran-
sient faults. The blocks that we added to the
original architecture fall into two groups:
 Offline memory BIST blocks execute the
offline test of the memories to detect the
most common permanent faults, such as
stuck-at faults.
 Online BIST blocks operate online to check
the correct behavior of the memories and
some other functional units, mainly to detect
transient data faults.
The memories used in the LPD chip
design—in the linearizer, the pipeline, and the
derandomizer—are implemented as eight iden-
tical dual-port 256×32-bit memory modules,
realized in 0.6-micron AMS technology, and
occupying an area of about 1.8 mm2 each.
For the offline memory BIST, the architec-
ture implemented in the LPD chip exploits the
configurable path architecture—the linearizer,
pipeline, and derandomizer blocks can be
bypassed—to minimize the number of neces-
sary BIST blocks. As shown in Figure 5, where
the shaded boxes represent the test logic, the
chip needs two test pattern generators (TPGs)
to test the eight memory modules. One TPG
always generates the patterns written in the
memories; the other generates the patterns to
be compared with the memory content during
the test. Using only one TPG for both pattern
generation and comparison would not cover
faults occurring in the TPG itself. Two serial
interfaces serve to configure the LPD behavior
and functional paths.
The test algorithms implemented by the BIST
controller usually depend on the different mem-
ories’ type and functionality. In our case, the
memories consist of identical dual-port memory
DFT and BIST
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Table 1. TAP boundary-scan instructions available in special mode.
Instruction Opcode Selected boundary-scan data register
RUNBIST 010 BIST result register
DO_CBIST 100 Circular BIST chain*
DO_MUXSCAN 101 CBIST chain*
CHECKCBIST 110 CBIST result register
* The CBIST chain is not connected between TDI and TDO (test data in and test data
out) but has custom scan-in and scan-out connections.
modules with two unused ports. An additional
simplification is that these memories are single-
ordered addressed (SOA). We could therefore
implement a single BIST controller to execute
the same algorithm for all the memories. The
algorithm we chose was MARCH B-,8 which cov-
ers all SOA address faults, stuck-at faults, transi-
tion faults, coupling faults, and linked CFids
(except <↑; 0/1> linked to <↓; 1/0>).
Using a specific register of the serial inter-
face, we can select the subset of memories to
be tested. Testing a subset of memories lets us
test only the parts of the chip that are actually
used. For example, the MCM could be integrat-
ed into a readout system requiring only the cir-
cuit’s linearizer; this would make it possible to
test only four RAMs, reducing test time and
increasing production yield. The memories
under test are always tested in parallel.
The online BIST blocks can use spatial, tem-
poral, or information redundancy to effectively
detect and correct transient faults. Information
redundancy—adding redundant information to
the original data through a code-based
approach—is usually the best solution for mem-
ory and arithmetic components. Test engineers
must strike a balance between information over-
head (for example, a single-parity-bit, Hamming,
or cyclic code) and the approach’s detection
and correction capabilities.
In the LPD chip, we use an arithmetic
residue code to check the operation results
online, as Figure 6 shows. An encoder encodes
data before each arithmetic operation. The
computation is then executed on both the orig-
inal and the encoded data. Finally, a compari-
son block checks the two results to verify the
operation’s correctness. Using an arithmetic
code results in less area overhead than a sim-
ple duplication of the arithmetic units.9
To increase the coverage and the three mem-
ories’ robustness, we implemented an online
memory BIST architecture based on informa-
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Figure 6. LPD three-code online checking. Arithmetic
operations are always executed on coded data to
avoid computations on faulty data. (Shaded boxes
represent the test mechanism.)
tion redundancy. As Figure 7 shows, rather than
the original data, a code word is written into the
memory. Therefore, before each write opera-
tion, the Hamming encoder encodes the data
and the write address WAdd and writes the
resulting code word into the memory. For each
read operation, the Hamming checker encodes
the original data and the read address RAdd,
and the resulting code bits are compared with
those stored during the write operation. If the
two sets of code bits match, the original data
qualifies as valid. The validation operation can
fail only if either the number of faults appearing
in the addressed word is higher than the num-
ber of faults that the code can detect or the com-
parator is faulty. For this reason, we duplicated
the comparator. The error bit provided by the
Hamming checker is then stored in a status reg-
ister and also sent to an OR gate with the data
word’s integrity bit, which identifies, at every
instant, the validity of a data word traveling with-
in the MCM. Including the write or read address
in the encoding and decoding operations lets
us detect address decoder faults as well.
Our online memory BIST solution lets us
detect 
 single and double transient bit flips (SEUs)
on every data cell,
 seven-bit burst errors,
 single and multiple stuck-at faults, 
 coupling faults between cells or bits of the
same cell (covered when modification in the
coupled cell produces an error detectable by
the code), and
 address decoder faults.
Structural and performance tests. The solu-
tions we’ve presented so far do not cover all the
mission logic of the original design—the serial
interface, the control logic, and the arithmetic
block. Moreover, we need an at-speed test to
cover performance faults. To solve the prob-
lem, we implemented a solution based on the
circular BIST technique.10,11 We use two addi-
tional control signals added to the LPD chip to
control each CBIST flip-flop’s four possible
modes of operation; the TAP controller set in
special mode can also control them directly.
The main advantage of CBIST over many
other BIST techniques is that it is a real at-speed
test that requires a short test time and detects
delay faults. This feature is also very useful for
detecting timing violations during prelayout
and postlayout simulations. In fact, timing vio-
lations during CBIST simulation generate
unknown values in the scan chain, which prop-
agate throughout the circuit in a few clock
cycles and are therefore easily recognizable.
After a preliminary initialization phase for all
the flip-flops in the chain, we start the BIST
phase by configuring the flip-flops in CBIST
mode. This configuration transforms the whole
circuit into a large BIST structure, in which the
flip-flop chains act both as pattern generators
DFT and BIST
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Figure 7. Online memory BIST logic is mandatory in
physics experiments where high-radiation
environments can cause transient faults in the
memory cells of the digital components.
and output compactors. This struc-
ture performs the actual test by
applying a given number of clock
cycles, scanning out the content of
the CBIST chain, and comparing it
with a reference signature. For very
large circuits, this simple technique
provides very high fault coverage.11
For the MCM level, when run-
ning the test on all five LPD chips,
the scanning phase following the
actual test is optimized to exploit
the MCM design’s redundancy, as
Figure 8 shows. In particular, rather
than comparing the scanned data
with a reference signature, we
adopted a daisy-chain solution, in
which each LPD chip compares its
signature with that of the preceding
one. Therefore, to execute the
scanning phase of the CBIST signa-
ture concurrently on the five LPD
chips, we do not need to store a ref-
erence signature. Moreover, if we
run the CBIST-based test concur-
rently on all five of the board’s
MCMs, we can apply the same strategy at the
board level, executing a daisy-chain compari-
son of each MCM’s scan-out signal with the
same signal of the previous MCM. This solution
garnered considerable savings in terms of test
time, area, and routing overhead.
The CBIST chain, automatically inserted
using a commercial tool, contains about 3,500
flip-flops. The chain does not include flip-flops
belonging to the following parts:
 the TAP controller, because it must control
the CBIST test;
 the boundaries of the memory modules, to
avoid unpredictable behavior of the memo-
ry modules arising from pseudorandom pat-
terns generated during the test; and 
 the tristate outputs, to avoid conflicts on the
buses caused by the pseudorandom patterns.
Inserting the CBIST circuitry in such a com-
plex circuit required careful attention to many
details. The following were the most challeng-
ing problems that arose during this operation:
 Area overhead. The CBIST cell that we used in
the LPD circuit (see Figure 9 and Table 2, next
page) does not implement parallel loading of
the initial state. Instead, it uses a serial shift of
the initial state to reduce the area overhead
and to increase the flexibility in choosing the
initial state. We implemented the CBIST cells
using standard cells because the effort
required to design and test custom cells would
be justified only by a wide use of the CBIST
method with the same technology. The stan-
dard-cell approach requires placing the CBIST
cells belonging to the same flip-flop close to
one another to reduce the delay introduced
by the scan chain insertion. Finally, the CBIST
cells can operate as standard scan flip-flops,
letting us test and detect random pattern-resis-
tant faults by applying deterministic patterns.
 Asynchronous resets. Using flip-flops with
asynchronous reset requires special care
when performing scan chain operations. In
fact, we must disable asynchronous resets
during scan chain shifting or CBIST test to
avoid accidental resets. Therefore, to test the
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Figure 8. CBIST signature checking within the LPD chips. The intrinsic
redundancy of the MCM allows comparison between the CBIST scan chains of
each LPD without the need of storing a reference signature on chip. The five
LPDs are therefore connected in a daisy chain, so that each LPD can compare
its scan chain with that of the LPD preceding it in the daisy chain.
reset signals’ correct behavior (which is not
testable during the CBIST phase), we apply
an asynchronous reset to all the flip-flops
after loading the scan chain with ‘1’. In this
way, if the reset signal were stuck at an inac-
tive state, the CBIST would start with a differ-
ent initial state, and the test would detect the
error when it compared the final signatures.
 Embedded cores. Inserting the RAM cores in
the LPD chip required special care in the
design phase, because pseudorandom vec-
tors can bring these blocks to an undefined
state. For this reason, during the CBIST test
we keep the memories completely isolated
from the rest of the circuit.
 I/O isolation. Because the CBIST pseudo-
random sequence depends on the initial
state and on the input signals’ values, we use
the boundary-scan logic during the CBIST
test to force the input signals to known val-
ues. Moreover, we used the same solution
on the outputs to prevent tristate conflicts
during the pseudorandom sequence.
 Asynchronous logic. During the CBIST test,
the asynchronous logic is isolated from the
digital part of the circuit.
 Timing constraints. Inserting CBIST logic on
flip-flop inputs can increase a path’s delays. In
our case, the resulting delay was quite small—
1 ns in the worst case, using AMS CMOS 0.6-
micron TLM technology—and did not require
special attention except on the critical paths.
 Multiple clock domains. Using multiple clocks
(and multiple edges) requires special rules
to create the correct shift operation in the
scan chain. This problem can be particular-
ly evident in a CBIST architecture imple-
mentation. Possible solutions include joining
different clocks or exploiting multiple scan
chains. The approach we took in the LPD cir-
cuit was to join, in test mode, all the chip’s
clocks and to run the test using the highest
allowed clock speed.
 Synthesis. Because of all the timing issues
we’ve mentioned, we must perform synthe-
sis using constraints that match the at-speed
test behavior. Therefore, we applied the
tightest performance constraints even to the
slower clock domains.
CBIST insertion required extra design time
for synthesis and layout to meet both the origi-
nal and the additional test timing constraints.
However, this ensured early and full debugging
of timing violations.
Experimental results
Now we present some experimental results
that we obtained from the LPD synthesis, simu-
lation, and test generation.
Test area overheads
We implemented the LPD chip in AMS tech-
nology (CMOS 0.6-micron); it has 144 I/O sig-
nals, and its area is 35 mm2. The total number
of gates is approximately 104,000 (33% for the
linearizer and 34% each for the pipeline and the
derandomizer), of which 40,000 are for random
logic and the remaining 64,000 are for RAMs.
The test hardware area overhead, less than 17%
of the global chip area, comes mainly from
using standard cells to realize the CBIST flip-
flop. Of the random logic, we inserted 95% in
the CBIST chain (as described earlier, we
DFT and BIST
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Figure 9. CBIST cell. A CBIST cell is similar to a multiplexer-scan
cell, but with one additional operating mode that lets it generate
pseudorandom test patterns. In the figure, d is the input data line,
Q the output data line, and QN the opposite value of Q.
Table 2. CBIST cell operation.
Test mode 1 Test mode 0 Behavior
0 0 Normal
0 1 Run CBIST
1 0 Scan in/out
1 1 Scan in/out
excluded only the TAP controller), for a total of
3,500 flip-flops. Obviously, a custom realization
of the CBIST cells would dramatically reduce
the overhead. Table 3 reports the area over-
head of the test hardware as a percentage of the
total area (including I/O pads).
We have observed no relevant performance
degradation, and the system meets the target
maximum working frequency of 50 MHz.
Test time and fault coverage
To provide comprehensive fault coverage and
test time results, we ran a fault simulation of the
chip, including, in sequence, the following steps:
 CBIST test. This test included three phases:
the CBIST chain initialized with all 0s, the
CBIST chain initialized with all 1s, and the
CBIST test executed with synchronous resets
enabled to detect faults on the reset signal.
 RAM memory BIST. We used the TAP con-
troller to activate the memory test.
 Functional test. We applied additional spe-
cific functional tests to improve the cover-
age on the paths that include RAMs and
were not fully tested by the memory BIST.
 Multiplexer-scan test. This test applied stan-
dard multiplexer-scan vectors to detect ran-
dom pattern-resistant faults.
Table 4 reports the test times in terms of
clock cycles required to execute all these
tests at 50 MHz.
Figure 10, a graphical representation of the
CBIST fault coverage as a function of the num-
ber of applied clock cycles, shows how all
three phases increase the global fault coverage.
After 45,000 patterns, the increase in fault cov-
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Table 3. Area occupancy of the test hardware.
Test structure Area overhead (% of total area)
CBIST cells 12.42
TAP controller 0.40
BIST controller 0.97
Test pattern generators 1.68
Hamming encoders and checkers 0.96
Arithmetic coding blocks 0.55
Total 16.98
Table 4. Test times.
Test Main clock cycles TAP clock cycles
CBIST 45,000 500
BIST 164,000 100
Check MCM connections 0 10,000
Total 209,000 10,600
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Figure 10. CBIST test fault coverage for increasing test lengths. This function shows how
the reinitializations of the CBIST chains increased the final fault coverage result.
erage proved marginal, so we considered the
test concluded at that point.
Table 5 reports the fault coverage of the LPD
chip’s different blocks. Fault coverage is cumu-
lative from left to right; the coverage reported in
each FC column includes faults detected in the
previous test. The UDF column represents the
number of undetected faults in the specified
module as a fraction of the total number of unde-
tected faults. A higher UDF indicates that mod-
ule’s greater criticality in lowering the overall
coverage; this parameter if very useful in deter-
mining which modules require closer attention.
A detailed hierarchical analysis of the fault
simulation results showed that the low coverage
of some modules was due to the embedded
RAMs, which decrease the observability of the
surrounding logic. Placing observation flip-flops
near embedded RAMs could increase coverage
but would also introduce critical paths that don’t
add to the circuit’s functionality. We therefore
preferred a functional test approach to increase
the coverage. As reported, BIST and functional
testing significantly increase the fault coverage,
leaving only spare faults that require too much
design effort to be targeted with functional tests.
Automatic test-pattern generation with multi-
plexer-scan vectors provided an easy solution to
this problem, yielding a very high final coverage.
Nevertheless, because there are so many flip-
flops, multiplexer-scan requires the application
and storage of very long vector sequences.
Therefore, it is useful only for end-of-production
testing by automatic test equipment.
The high undetected fault coverage per-
centage that Table 5 reports for “others” (other
modules) depends on some asynchronous
units that cannot be fully fault simulated. Real
fault coverage would be higher.
IN DEVELOPING THIS multichannel data-
acquisition and signal-processing MCM, we
adopted different test strategies for different hier-
archical levels. In particular, we maximized the
flexibility and reuse of the test logic during dif-
ferent test phases of the production cycle. We
accomplished this by carefully planning the test
control strategy from the board level to the die
level, using boundary-scan logic extensively, and
by adopting an FPGA-based test processor. At-
speed BIST solutions gave the best results in
terms of structural and performance fault cover-
age. Eventually, we implemented widespread
concurrent online BIST to increase system relia-
bility and serviceability during mission time. This
work shows how to achieve excellent results in
terms of fault coverage and dependability. In
complex digital systems, it is mandatory to plan
the overall test strategy taking vertical and hori-
zontal reuse into account. The best solution is
usually a coordinated mix of DFT approaches,
each addressing a particular testability issue. 
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Table 5. CBIST fault coverage, including FC (the cumulative fault coverage) and UDF (the undetected faults in the specified module as
a fraction of the total number of undetected faults).
CBIST                       RAM BIST                    Functional                 Multiplexer-
(45,000                        (164,000                   test (15,000             scan (1,000,000
clock cycles)                clock cycles)             clock cycles)             clock cycles)    
Module FC (%) UDF (%) FC (%) UDF (%) FC (%) UDF (%) FC (%) UDF (%)
LPD core 92.06 100 94.68 100 95.57 100 99.39 100
Pipeline/derandomizer 94.30 11.50 95.43 13.77 96.22 13.66 99.77 6.00
Serial interface 98.24 9.40 98.34 13.22 98.60 13.43 99.93 4.97
Linearizer 88.08 38.38 88.76 54.01 91.23 50.62 98.81 49.96
BIST controller 47.15 21.41 86.85 7.95 86.85 9.54 99.42 3.08
Others 87.97 19.29 95.37 11.04 95.60 12.72 95.71 35.97
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